1	1.	A microcontroller, comprising:
2		a circuit comprising at least one of an analog circuit and a digital circuit;
3		a wirebond pad;
4		a processor;
5		a switching circuit that selectively connects the circuit to the wirebond pad
6	under	control of the processor.
7		
8	2.	The apparatus according to claim 1, wherein the analog circuit comprises
9	a conf	figurable analog circuit block.
10		
11	3.	The apparatus according to claim 1, wherein the digital circuit comprises a
125	configurable digital circuit block.	
13 <sup>10</sup> 14.0		
14	4.	The apparatus according to claim 1, wherein the analog circuit comprises
15	an analog input and an analog output and wherein the switching circuit selectively	
15 16 16 17	connects one of the analog input and the analog output to the wirebond pad under	
175	control of the processor.	
18 <mark>,</mark>		
19 <sup>11</sup>	5.	The apparatus according to claim 1, wherein the digital circuit comprises a
205	digital input and a digital output and wherein the switching circuit selectively	
21 <sup>‡±</sup>	connects one of the digital input and the digital output to the wirebond pad under	
22	control of the processor.	
23		
24	6.	The apparatus according to claim 1, wherein the analog circuit comprises
25	an analog input and an analog output and wherein the digital circuit comprises a	
26	digital input and a digital output and wherein the switching circuit selectively	
27	connects at least one of the analog input, the analog output, the digital input and	
28	the digital output to the wirebond pad under control of the processor.	
29		
30		

- 7. The apparatus according to claim 6, wherein the switching circuit comprises a tristate analog buffer amplifier coupling the analog output to the wirebond pad, and wherein the analog output is switched by tristate control of the tristate analog buffer amplifier.
- 8. The apparatus according to claim 6, wherein the switching circuit comprises an analog buffer amplifier in series with an analog switch coupling the analog output to the wirebond pad, and wherein the analog output is switched by the analog switch.
- 9. The apparatus according to claim 6, wherein the switching circuit comprises an analog switch coupling the analog output to the wirebond pad, and wherein the analog output is switched by the analog switch.
- 10. The apparatus according to claim 6, wherein the switching circuit comprises an analog switch coupling the analog input to the wirebond pad, and wherein the analog input is switched by the analog switch.
- 11. The apparatus according to claim 6, wherein the switching circuit comprises a tristate analog buffer amplifier coupling the analog input to the wirebond pad, and wherein the analog input is switched by tristate control of the tristate analog buffer amplifier.
- 12. The apparatus according to claim 6, wherein the switching circuit comprises a tristate logic gate coupling the digital output to the wirebond pad, and wherein the digital output is switched by tristate control of the tristate logic gate.
- 13. The apparatus according to claim 12, wherein the tristate logic gate comprises an inverter.

1	14. The apparatus according to claim 12, wherein the tristate logic gate		
2	comprises a buffer.		
3			
4	15. The apparatus according to claim 6, wherein the switching circuit comprise		
5	a multiple input logic gate coupling the digital output to the wirebond pad, and		
6	wherein the digital output is switched by an input to the multiple input logic gate.		
7			
8			
9	<ol> <li>The apparatus according to claim 15, wherein the multiple input logic gate</li> </ol>		
10	comprises a NAND gate.		
11			
12	17. The apparatus according to claim 6, wherein the switching circuit comprise		
13.j	a tristate logic gate coupling the digital input to the wirebond pad, and wherein the		
14 <sup>©</sup>	digital input is switched by tristate control of the tristate logic gate.		
154			
16[	18. The apparatus according to claim 17, wherein the tristate logic gat		
17 📮	comprises an inverter.		
180			
19 <sub>[U</sub>	19. The apparatus according to claim 17, wherein the tristate logic gate		
20[]	comprises a buffer.		
21 🚣			
22	20. The apparatus according to claim 6, wherein the switching circuit comprise		
23	a multiple input logic gate coupling the digital output to the wirebond pad, and		
24	wherein the digital input is switched by an input to the multiple input logic gate.		
25			
26			
27	<ol><li>The apparatus according to claim 20, wherein the multiple input logic gat</li></ol>		
28	comprises a NAND gate.		
29			
30			

-14-

Docket No.: CYPR-CD00199

PATENT

2

3

22. The apparatus according to claim 6, wherein the switching circuit comprises an isolation resistor isolating the wirebond pad from one of a digital input, an analog input and analog output.

Docket No.: CYPR-CD00199

-15-